• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    An LDMOS transistor formed in an N-type substrate. A polysilicon gate is formed atop the N-type substrate. A P-type well is formed in the N-type substrate extending from the source side to under the polysilicon gate. A N+source region is formed in the P-type well and adjacent to the polysilicon gate. A N+drain region is formed in the N-type substrate and in the drain side of the polysilicon gate. Finally, an N-type drift region is formed between the N+drain region and the polysilicon gate, wherein the N-type drift region does not extend to said polysilicon gate.
    公开号:US20010009790A1
    申请号:US09/796,384
    申请日:2001-02-28
    公开日:2001-07-26
    发明作者:Michael Hsing
    申请人:Monolithic Power Systems Inc；
    IPC主号:H01L29-7816
    专利说明:
    [0001] This invention relates to lateral double diffused metal oxide semiconductor (LDMOS) transistors and, in particular, to an improved LDMOS transistor having a drift region separated from the gate by a sidewall spacer. [0001] BACKGROUND OF THE INVENTION
    [0002] Power semiconductor devices are currently being used in many applications. Such power devices include high voltage integrated circuits which typically include one or more high voltage transistors, often on the same chip as low voltage circuitry. A commonly used high voltage component for these circuits is the lateral double diffused MOS transistor (LDMOS). LDMOS structures used in high voltage integrated circuits may generally be fabricated using some of the same techniques used to fabricate low voltage circuitry. In general, these existing LDMOS structures are fabricated in a thick epitaxial layer of opposite conductivity type to the substrate. [0002]
    [0003] High power applications have called for the use of such LDMOS transistors primarily because they possess lower “on” resistance, faster switching speed, and lower gate drive power dissipation than their bipolar counterparts. One of the major measures of performance for an LDMOS transistor is its on resistance and its breakdown voltage. Clearly, it is preferred to have a low on resistance with a high breakdown voltage. However, since the on resistance is proportional to the epitaxial layer resistivity, higher breakdown voltages must generally be traded off for limited drive current capability. In other words, the breakdown voltage of the LDMOS transistor is optimized by adjusting the drift region, but often at the cost of increased resistivity due to typically lower doped concentrations. One example of such an LDMOS structure is shown in U.S. Pat. No. 5,517,046 to Hsing et al. In the '046 patent, a lateral DMOS transistor is formed in an N-type silicon epitaxial layer. An N-type enhanced drift region is formed between the drain and gate of the transistor in the N-type epitaxial layer. The N-type enhanced drift region serves to significantly reduce on resistance without significantly reducing breakdown voltage. [0003]
    [0004] Specifically, FIG. 1 illustrates the prior art LDMOS transistor of the '046 patent. A starting substrate of P-type silicon [0004] 20 is provided. An epitaxial layer of N-type 22 is grown on the surface of the substrate using conventional techniques. Optionally, an N+buried layer 23 may be formed at the interface of the N−epitaxial layer 22 on the substrate. This is provided to reduce the beta of any parasitic PNP bipolar transistor formed. Next, a thin gate oxide layer 24 is formed atop the epitaxial layer 22. A polysilicon layer is then deposited atop the gate oxide 24 and patterned and etched to form a polysilicon gate 26. Boron ions are then implanted to form a P−type body 29. Further, a P+body contact 28 is then formed in the body 29 using ion implantation.
    [0005] An N enhanced drift region [0005] 31 is then formed using ion implantation. The drift region 31 is self-aligned with the gate 26. A second implantation process is then used to form N+source region 32 and N+drain region 34. Finally, metal source contact 37 and drain contact 38 are then formed by conventional techniques. The breakdown voltage of the transistor is dependent upon the spacing between the drain 34 and the gate 26 and the total charge in the drift region. Although effective, what is still needed is a LDMOS transistor that exhibits even higher breakdown voltage while maintaining low on resistance. SUMMARY OF THE INVENTION
    [0006] An LDMOS transistor formed in an N-type substrate is disclosed. The LDMOS transistor comprises: a polysilicon gate atop said N-type substrate, said polysilicon gate comprising a thin gate oxide layer and a polysilicon layer, said polysilicon gate having a source side and a drain side; a P-type well formed in said N-type substrate extending from said source side to under said polysilicon gate; a N[0006] +source region formed in said P-type well and adjacent to said polysilicon gate; a N+drain region formed in said N-type substrate and in said drain side of said polysilicon gate; and an N-type drift region between said N+drain region and said polysilicon gate, wherein said N-type drift region not extending to said polysilicon gate. BRIEF DESCRIPTION OF THE DRAWINGS
    [0007] The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein: [0007]
    [0008] FIG. 1 is a cross section view of a prior art lateral DMOS transistor; [0008]
    [0009] FIG. 2 is a cross section view of an LDMOS transistor formed in accordance with the present invention; [0009]
    [0010] FIGS. [0010] 3-8 are cross-sectional views of a semiconductor substrate illustrating the process of manufacturing the LDMOS transistor of FIG. 2, and
    [0011] FIG. 9 is a cross section view of an LDMOS transistor formed in accordance with an alternative embodiment of the present invention. [0011] DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
    [0012] This prior art structure of the '046 patent has been modified in the present invention to include an asymmetrical sidewall spacer on the drain side of the gate. As a result of the spacer, there is separation between the gate and the drift region. Therefore, the electrical field is reduced and the breakdown voltage of the LDMOS transistor is increased. Further, it has been found that the spacer also reduces the current density in the drain region of the LDMOS. Therefore, the LDMOS transistor has a greater safe operating region during high current operations. Specifically, turning to FIG. 2, in many respects, the present invention is substantially similar to that of the '046 patent. Note, however, that a sidewall spacer [0012] 59 is included between the drift region 51 and the polysilicon gate 46.
    [0013] Returning to FIG. 1, for a transistor operating at a voltage of between [0013] 15 to 25 volts, the enhanced drift region 31 should not be fully depleted. Therefore, the resistance in the N enhanced drift region 31 consists of the depleted portion and nondepleted portion. Since the depleted region is small in comparison with the nondepleted region, the resistance due to the nondepleted region is dominant. There are two methods to reduce the resistance in the nondepleted region: (1) increase the drift region doping; (2) reduce the drift region space. Increasing the doping lowers the breakdown voltage since the depletion region also becomes smaller. Reduction of the drift region space creates process control difficulties in precisely controlling the extent of the drift region. The present invention teaches the use of a sidewall spacer to precisely control the dimension of the drift region.
    [0014] The manufacture of an LDMOS transistor in accordance with the present invention is now described. Turning to FIG. 3, a P-type substrate [0014] 40 is provided upon which is formed an N+buried layer 43. Formed atop the N+buried layer 23 is an N−epitaxial layer 42. The N+buried layer 23 is functional to reduce the beta of any parasitic PNP bipolar transistor formed. The N−layer 42 is preferably on the order of 2 microns thick. It is preferred that the resistivity of N−layer 42 is 0.4 ohm-cm. The P-type substrate 40 has a preferred resistivity of 6-50 ohm-cm. It should be noted that the N+buried layer 43 is optional and may be omitted. Further, in alternative embodiments, the substrate 40 may be an N−type silicon substrate. In this alternative embodiment, the epitaxial layer of N−layer 42 may be eliminated and the LDMOS transistors may be built directly into the substrate. Further, the N−epitaxial layer 42 may be replaced by an N-well formed in the P-type substrate 40. Finally, in all embodiments described herein, the conductivity types may be reversed.
    [0015] Next, turning to FIG. 4, a polysilicon gate [0015] 46 is formed atop a gate oxide 44. The formation of this structure is formed using conventional means. For example, a thin (approximately 200 Angstrom) layer of gate oxide 24 is grown on the surface of the N−epitaxial layer 42. Then, a layer of polysilicon is deposited on the surface of the gate oxide 44 to a thickness of approximately 4000 Angstrom and then defined using conventional photolithography and etching techniques to produce the polysilicon gate 46. The polysilicon may be in situ-doped or doped in a later doping step to be made conductive. In the preferred embodiment, the polysilicon is doped heavily N-type.
    [0016] Using a masking process, boron ions are implanted to form a P[0016] −type body 49. Drive in of these ions may be performed next or in conjunction with later heating steps. In one embodiment, P-type body 49 has an impurity doping concentration on the order of 4e17 ions/cm3. However, concentration may vary considerably depending upon the desired transistor characteristics. The resulting structure is shown in FIG. 5.
    [0017] Turning to FIG. 6, sidewall spacers [0017] 59 a and 59 b are then formed on the sidewalls of the polysilicon gate 46. The sidewall spacers 59 a and 59 b are formed using conventional CMOS processes comprising the steps of chemical vapor deposition of a material followed by a reactive ion etching step. The sidewall spacers 59 a and 59 b may be formed from any suitable material such as silicon oxide, silicon nitride, or polysilicon. It can be appreciated by those skilled in the art that if polysilicon is used as the sidewall spacer material, then a liner oxide layer must first be formed over the gate 46 and N−epitaxial layer 42 for insulation purposes. Polysilicon, although requiring this additional step, is generally easier to etch than nitride or oxide. In the preferred embodiment, the sidewall spacers are approximately 2000 angstroms wide.
    [0018] After the sidewall spacers have been formed, a photoresist mask [0018] 101 is deposited and developed as shown in FIG. 7. The photoresist mask 101 includes openings for the formation of the source 52 and drain 54. Next, ion implantation of arsenic ions is performed with an implant dosage of 4-7e15 ions/cm2. After drive-in through later heating cycles, the source 52 and drain 54 are as illustrated in FIG. 7.
    [0019] Next, turning to FIG. 8, the source side sidewall spacer [0019] 59 b is removed using conventional techniques. For example, a further etching may be performed using the photoresist layer 101 as a mask. The photoresist mask 101 is then stripped and a second photoresist mask 103 is deposited and developed as shown in FIG. 8.
    [0020] Next, a self-aligned ion implantation is performed to form the lightly doped N[0020] −drift region 51. The lightly doped N−drift region 51 extends from the drain 54 to the edge of the sidewall spacer 59 b. Additionally, a lightly doped region 55 is formed between the source 52 and the polysilicon gate 46. The implantation to form regions 51 and 55 may be performed using either phosphorous or arsenic ions at a dosage of 6e13 to 1e14 ions/cm2. After the implantation, the second photoresist mask 103 is removed.
    [0021] Next, a P[0021] +body contact 48 is then formed in the body 49 using conventional masking and ion implantation. Metal contacts to the source 52 and drain 54 regions are then formed to complete the transistor. The resulting structure is shown in FIG. 2.
    [0022] Prior to the formation of the metal contacts, to optionally reduce the resistivity at the surface of the source [0022] 52 and drain 54, a layer of oxide may be deposited over the surface of the wafer and then etched back to expose the surface of the source 32 and drain 34. A salicide is then formed on the exposed surfaces of these silicon regions (source 52 and drain 54) by sputtering or evaporating a thin layer of a refractory metal and then heating the wafer to react the metal with the silicon to form a salicide.
    [0023] In an alternative embodiment shown in FIG. 9, the sidewall spacer [0023] 59 b is removed prior to the formation of the source region 52. This results in a source region 52 that extends at least to the edge of the polysilicon gate 46.
    [0024] While the preferred embodiment of the invention has been illustrated and described, it will be appreciated that various changes can be made therein without departing from the spirit and scope of the invention. [0024]
    权利要求:
    Claims (10)
    [1" id="US-20010009790-A1-CLM-00001] 1. A method for making a LDMOS transistor in an N-type substrate, the method comprising the steps of:
    forming a polysilicon gate atop said N-type substrate, said polysilicon gate comprising a thin gate oxide layer and a polysilicon layer, said polysilicon gate having a source side and a drain side;
    forming a P-type well in said N-type substrate extending from said source side to under said polysilicon gate;
    forming a drain side sidewall spacer on the drain side sidewall of said polysilicon gate;
    forming in said P-type well a source region adjacent to said polysilicon gate;
    forming a drain region on said drain side of said polysilicon gate; and
    forming a N-type drift region between said drain region and said drain side sidewall spacer.
    [2" id="US-20010009790-A1-CLM-00002] 2. The method of
    claim 1 wherein said N-type substrate sits atop a N+guard band and a P-type substrate.
    [3" id="US-20010009790-A1-CLM-00003] 3. The method of
    claim 1 further including the step of forming metal contacts to said source region and said drain region.
    [4" id="US-20010009790-A1-CLM-00004] 4. The method of
    claim 1 further including the steps of:
    forming and using a source side sidewall spacer to form said source region such that said source region is adjacent said source side sidewall spacer;
    removing said source side sidewall spacer; and
    forming a lightly doped region between said source region and said polysilicon gate.
    [5" id="US-20010009790-A1-CLM-00005] 5. The method of
    claim 1 wherein said drain side sidewall spacer is formed from polysilicon.
    [6" id="US-20010009790-A1-CLM-00006] 13. A method for making a LDMOS transistor in an P-type substrate, the method comprising the steps of:
    forming a polysilicon gate atop said P-type substrate, said polysilicon gate comprising a thin gate oxide layer and a polysilicon layer, said polysilicon gate having a source side and a drain side;
    forming a N-type well in said P-type substrate extending from said source side to under said polysilicon gate;
    forming a drain side sidewall spacer on the drain side sidewall of said polysilicon gate;
    forming in said N-type well a source region adjacent to said polysilicon gate;
    forming a drain region on said drain side of said polysilicon gate; and
    forming a P-type drift region between said drain region and said drain side sidewall spacer.
    [7" id="US-20010009790-A1-CLM-00007] 14. The method of claim 13 wherein said P-type substrate sits atop a P+guard band and a N-type substrate.
    [8" id="US-20010009790-A1-CLM-00008] 15. The method of claim 13 further including the step of forming metal contacts to said source region and said drain region.
    [9" id="US-20010009790-A1-CLM-00009] 16. The method of claim 13 further including the steps of:
    forming and using a source side sidewall spacer to form said source region such that said source region is adjacent said source side sidewall spacer;
    removing said source side sidewall spacer; and
    forming a lightly doped region between said source region and said polysilicon gate.
    [10" id="US-20010009790-A1-CLM-00010] 17. The method of claim 13 wherein said drain side sidewall spacer is formed from polysilicon.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6518138B2|2003-02-11|Method of forming Self-aligned lateral DMOS with spacer drift region
    US6277675B1|2001-08-21|Method of fabricating high voltage MOS device
    US5320974A|1994-06-14|Method for making semiconductor transistor device by implanting punch through stoppers
    US6921701B2|2005-07-26|Method of manufacturing and structure of semiconductor device | with field oxide structure
    EP0550015B1|1997-04-02|Lateral double diffused insulated gate field effect transistor and fabrication process
    TWI420675B|2013-12-21|Semiconductor device having screening electrode and method
    US5510279A|1996-04-23|Method of fabricating an asymmetric lightly doped drain transistor device
    US7294551B2|2007-11-13|Semiconductor device and method for manufacturing the same
    US5714393A|1998-02-03|Diode-connected semiconductor device and method of manufacture
    US5382536A|1995-01-17|Method of fabricating lateral DMOS structure
    US6696725B1|2004-02-24|Dual-gate MOSFET with channel potential engineering
    US6791106B2|2004-09-14|Semiconductor device and method of manufacturing the same
    EP0198335B1|1990-11-07|Graded extended drain concept for reduced hot electron effect
    EP0179407A2|1986-04-30|Method for producing a DMOS semiconductor device
    JPH06333942A|1994-12-02|Manufacture of transistor
    WO1993019482A1|1993-09-30|Threshold adjustment in vertical dmos devices
    JPH0878672A|1996-03-22|Mos type of semiconductor device and its manufacture
    EP0198336B1|1990-06-20|Hybrid extended drain concept for reduced hot electron effect
    US6548864B2|2003-04-15|High density MOS technology power device
    US7148096B2|2006-12-12|Method of manufacturing a semiconductor device having a gate electrode containing polycrystalline silicon-germanium
    US6605845B1|2003-08-12|Asymmetric MOSFET using spacer gate technique
    US6180502B1|2001-01-30|Self-aligned process for making asymmetric MOSFET using spacer gate technique
    EP0683531B1|1999-03-17|MOSFET with LDD structure and manufacturing method therefor
    US6169006B1|2001-01-02|Semiconductor device having grown oxide spacers and method of manufacture thereof
    US20020084486A1|2002-07-04|Metal gate double diffusion MOSFET with improved switching speed and reduced gate tunnel leakage
    同族专利:
    公开号 | 公开日
    US6252278B1|2001-06-26|
    US6518138B2|2003-02-11|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    EP1321985A1|2001-12-20|2003-06-25|STMicroelectronics S.r.l.|Metal Oxide Semiconductor Field Effect Transistor|
    US20050106825A1|2003-11-13|2005-05-19|Budong You|Method of fabricating a lateral double-diffused mosfettransistor and a conventional CMOS transistor|
    US20060205168A1|2003-11-13|2006-09-14|Volterra Semiconductor Corporation, A Delaware Corporation|Method of fabricating a lateral double-diffused MOSFETtransistor|
    US20070166896A1|2003-11-13|2007-07-19|Volterra Semiconductor Corporation|Method of Fabricating a Lateral Double-Diffused Mosfet|
    US7297582B2|2003-05-06|2007-11-20|International Business Machines Corporation|Method of forming high voltage N-LDMOS transistors having shallow trench isolation region with drain extensions|
    US7405443B1|2005-01-07|2008-07-29|Volterra Semiconductor Corporation|Dual gate lateral double-diffused MOSFETtransistor|
    US20080191276A1|2007-02-08|2008-08-14|Taiwan Semiconductor Manufacturing Co., Ltd.|Semiconductor devices and fabrication methods thereof|
    US7465621B1|2003-11-13|2008-12-16|Volterra Semiconductor Corporation|Method of fabricating a switching regulator with a high-side p-type device|
    US20090224739A1|2007-12-28|2009-09-10|Volterra Semiconductor Corporation|Heavily doped region in double-diffused source mosfettransistor and a method of fabricating the same|
    US20090261426A1|2008-04-17|2009-10-22|International Business Machines Corporation|Lateral diffusion field effect transistor with drain region self-aligned to gate electrode|
    US20100151647A1|2006-11-02|2010-06-17|Stmicroelectronics S.R.L|Mos device resistant to ionizing radiation|
    US20100173458A1|2006-03-02|2010-07-08|Volterra Semiconductor Corporation, A Delaware Corporation|Lateral double diffused mosfet transistor with a lightly doped source|
    CN102376574A|2010-08-09|2012-03-14|上海宏力半导体制造有限公司|Semiconductor device and manufacturing method thereof|US4771014A|1987-09-18|1988-09-13|Sgs-Thomson Microelectronics, Inc.|Process for manufacturing LDD CMOS devices|
    US5204541A|1991-06-28|1993-04-20|Texas Instruments Incorporated|Gated thyristor and process for its simultaneous fabrication with high- and low-voltage semiconductor devices|
    DE69225552T2|1991-10-15|1999-01-07|Texas Instruments Inc|Lateral double-diffused MOS transistor and method for its production|
    US5382536A|1993-03-15|1995-01-17|Texas Instruments Incorporated|Method of fabricating lateral DMOS structure|
    US5369045A|1993-07-01|1994-11-29|Texas Instruments Incorporated|Method for forming a self-aligned lateral DMOS transistor|
    US5517046A|1993-11-19|1996-05-14|Micrel, Incorporated|High voltage lateral DMOS device with enhanced drift region|
    DE69624305T2|1995-03-23|2003-06-26|Koninkl Philips Electronics Nv|SEMICONDUCTOR ARRANGEMENT WITH A LIGBT ELEMENT|
    US5846866A|1997-02-07|1998-12-08|National Semiconductor Corporation|Drain extension regions in low voltage lateral DMOS devices|
    KR100244282B1|1997-08-25|2000-02-01|김영환|Transistor for high voltage and manufactruing method thereof|US6593594B1|1999-12-21|2003-07-15|Koninklijke Philips Electonics N.V.|Silicon carbide n-channel power LMOSFET|
    JP2003529939A|2000-03-31|2003-10-07|イーハーペーゲーエムベーハー−イノヴェイションズフォーハイパフォーマンスマイクロエレクトロニクス／インスティチュートフュアイノヴァティーヴェミクロエレクトローニク|CMOS compatible lateral DMOS transistor and method of making the transistor|
    EP1187220A3|2000-09-11|2007-10-10|Kabushiki Kaisha Toshiba|MOS field effect transistor with reduced on-resistance|
    US6700160B1|2000-10-17|2004-03-02|Texas Instruments Incorporated|Double-diffused MOSpower transistor with a channel compensating implant|
    JP2002237591A|2000-12-31|2002-08-23|Texas Instruments Inc|Dmos transistor source structure and method for manufacturing the same|
    US6730962B2|2001-12-07|2004-05-04|Texas Instruments Incorporated|Method of manufacturing and structure of semiconductor device with field oxide structure|
    US6870218B2|2002-12-10|2005-03-22|Fairchild Semiconductor Corporation|Integrated circuit structure with improved LDMOS design|
    JP3713490B2|2003-02-18|2005-11-09|株式会社東芝|Semiconductor device|
    DE10310552B4|2003-03-11|2014-01-23|Infineon Technologies Ag|Field effect transistor and semiconductor chip with this field effect transistor|
    CN1311561C|2003-03-13|2007-04-18|世界先进积体电路股份有限公司|Structure of metallic oxide semiconductor transistor with side diffusion and producing method thereof|
    EP1577952B1|2004-03-09|2018-07-04|STMicroelectronics Srl|Method of making a high voltage insulated gate field-effect transistor|
    US7151296B2|2004-11-03|2006-12-19|Taiwan Semiconductor Manufacturing Company, Ltd.|High voltage lateral diffused MOSFET device|
    US7994580B2|2005-10-19|2011-08-09|Taiwan Semiconductor Manufacturing Company, Ltd.|High voltage transistor with improved driving current|
    US7824968B2|2006-07-17|2010-11-02|Chartered Semiconductor Manufacturing Ltd|LDMOS using a combination of enhanced dielectric stress layer and dummy gates|
    JP2009239096A|2008-03-27|2009-10-15|Renesas Technology Corp|Semiconductor device|
    CN101901786B|2009-05-26|2012-04-18|上海华虹Nec电子有限公司|Preparation method for integrated circuit containing DMOS transistor|
    US8222695B2|2009-06-30|2012-07-17|Semiconductor Components Industries, Llc|Process of forming an electronic device including an integrated circuit with transistors coupled to each other|
    US8124468B2|2009-06-30|2012-02-28|Semiconductor Components Industries, Llc|Process of forming an electronic device including a well region|
    US8362557B2|2009-12-02|2013-01-29|Fairchild Semiconductor Corporation|Stepped-source LDMOS architecture|
    CN101711081B|2009-12-21|2013-04-03|Bcd半导体制造有限公司|LED driving circuit|
    US8389369B2|2010-02-08|2013-03-05|Semiconductor Components Industries, Llc|Electronic device including a doped region disposed under and having a higher dopant concentration than a channel region and a process of forming the same|
    US8298886B2|2010-02-08|2012-10-30|Semiconductor Components Industries, Llc|Electronic device including doped regions between channel and drain regions and a process of forming the same|
    US8299560B2|2010-02-08|2012-10-30|Semiconductor Components Industries, Llc|Electronic device including a buried insulating layer and a vertical conductive structure extending therethrough and a process of forming the same|
    CN101819997A|2010-04-22|2010-09-01|上海宏力半导体制造有限公司|LDMOS device capable of improving rebound performance and manufacturing method thereof|
    US8796100B2|2011-08-08|2014-08-05|Monolithic Power Systems, Inc.|Methods of manufacturing lateral diffused MOS devices with layout controlled body curvature and related devices|
    US8546879B2|2011-08-18|2013-10-01|Monolithic Power Systems, Inc.|High density lateral DMOS with recessed source contact|
    US8748980B2|2011-08-23|2014-06-10|Monolithic Power Systems, Inc.|U-shape RESURF MOSFET devices and associated methods of manufacturing|
    US9159795B2|2013-06-28|2015-10-13|Monolithic Power Systems, Inc.|High side DMOS and the method for forming thereof|
    CN104377243A|2013-08-13|2015-02-25|无锡华润上华半导体有限公司|LDMOS capable of lowering LDMOS on resistance and increasing breakdown voltage in on state|
    US9461166B2|2013-11-05|2016-10-04|United Microelectronics Corp.|Lateral-diffused metal oxide semiconductor device and fabricating method thereof|
    US9947787B2|2016-05-06|2018-04-17|Silicet, LLC|Devices and methods for a power transistor having a schottky or schottky-like contact|
    US10510869B2|2016-05-06|2019-12-17|Silicet, LLC|Devices and methods for a power transistor having a Schottky or Schottky-like contact|
    US9935176B1|2016-11-18|2018-04-03|Monolithic Power Systems, Inc.|Method for fabricating LDMOS using CMP technology|
    US9941171B1|2016-11-18|2018-04-10|Monolithic Power Systems, Inc.|Method for fabricating LDMOS with reduced source region|
    US9893170B1|2016-11-18|2018-02-13|Monolithic Power Systems, Inc.|Manufacturing method of selectively etched DMOS body pickup|
    US10319834B2|2017-07-21|2019-06-11|Globalfoundries Singapore Pte. Ltd.|Poly finger fabrication for HCI degradation improvement of ultra-low-Ron EDNMOS|
    KR20200015093A|2018-08-02|2020-02-12|주식회사 디비하이텍|High voltage semiconductor device and method of manufacturing the same|
    CN111863949A|2019-04-30|2020-10-30|联华电子股份有限公司|Semiconductor element and manufacturing method thereof|
    US11228174B1|2019-05-30|2022-01-18|Silicet, LLC|Source and drain enabled conduction triggers and immunity tolerance for integrated circuits|
    US10892362B1|2019-11-06|2021-01-12|Silicet, LLC|Devices for LDMOS and other MOS transistors with hybrid contact|
    US11069777B1|2020-06-09|2021-07-20|Monolithic Power Systems, Inc.|Manufacturing method of self-aligned DMOS body pickup|
    法律状态:
    2001-02-28| AS| Assignment|Owner name: MONOLITHIC POWER SYSTEMS, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSING, MICHAEL R.;REEL/FRAME:011574/0045 Effective date: 19980512 |
    2003-01-23| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2006-08-11| FPAY| Fee payment|Year of fee payment: 4 |
    2010-07-14| FPAY| Fee payment|Year of fee payment: 8 |
    2014-08-11| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/080,889|US6252278B1|1998-05-18|1998-05-18|Self-aligned lateral DMOS with spacer drift region|
    US09/796,384|US6518138B2|1998-05-18|2001-02-28|Method of forming Self-aligned lateral DMOS with spacer drift region|US09/796,384| US6518138B2|1998-05-18|2001-02-28|Method of forming Self-aligned lateral DMOS with spacer drift region|
    [返回顶部]